

A Fully Compositional Theory of Digital Circuits

George Kaye


University of Birmingham

05 April 2024

5th Meeting of the Southern and Midlands Logic Seminar


What are we going to be talking about?

Digital circuits!




What are we going to be talking about?

Digital circuits!



What are we going to be talking about?

We want a **compositional** theory of digital circuits.



Using **string diagrams** removes
much of the bureaucracy

(also they look pretty)

How did we get here?



2003



Yves Lafont

'Towards an algebraic theory of Boolean circuits'

2016



Dan Ghica, Achim Jung, Aliaume Lopez

'Diagrammatic semantics for digital circuits'

2019

The story so far




'Do you know category theory'
'Do you want to do circuits stuff'



'No'
'Okay'

David Sprunger




'I will help too'


Syntax

Combinational circuit components


gates



AND gate



OR gate



NOT gate

(co)monoid structure



introduce



fork



join



eliminate


categorical structure



identity



symmetry

Light circuits  only contain gates and structure.

(actually, we do it more generally than this, but let's keep it simple)

Sequential circuit components

Values



false



true




short circuit

Delay



Feedback



⇒




Dark circuits





may contain delay or feedback.

Circuits are morphisms in a **freely generated symmetric traced monoidal category (STMC)**.



Need an example?




What is the meaning?

Denotational semantics

Interpreting the values

Values are interpreted in a **lattice**:



Let's make everything a function



monotone functions

$$\bar{g}: \mathbf{V}^m \rightarrow \mathbf{V}$$



initialise

$$() \mapsto (\perp)$$



copy

$$x \mapsto (x, x)$$



join in the lattice

$$(x, y) \mapsto x \sqcup y$$



discard

$$x \mapsto ()$$

Feedback is interpreted as the **least fixed point**.

How do we model **delay**?

Streams!

A **stream** \mathbf{V}^ω is an infinite sequence of values.

$$V_0 :: V_1 :: V_2 :: V_3 :: V_4 :: V_5 :: V_6 :: V_7 :: \dots$$

A **stream function** $\mathbf{V}^\omega \rightarrow \mathbf{V}^\omega$ consumes and produces streams.

$$f(V_0 :: V_1 :: V_2 :: V_3 :: V_4 :: \dots) = W_0 :: W_1 :: W_2 :: W_3 :: W_4 :: \dots$$

Interpreting the sequential components

$$\boxed{v} \dashv () := v :: \perp :: \perp :: \perp :: \dots$$

$$\dashv \boxed{\triangleright} (v_0 :: v_1 :: v_2 :: \dots) := \perp :: v_0 :: v_1 :: v_2 :: \dots$$

Does every stream function $(\mathbf{V}^m)^\omega \rightarrow (\mathbf{V}^n)^\omega$
correspond to a circuit?

No.

(but this is to be expected!)

Restricting the stream functions

Circuits are **causal**.

They can only depend **what they've seen so far**.

Circuits are **monotone**.

They are constructed from **monotone functions**.

Circuits are **finitely specified**.

Their streams have **finitely many stream derivatives**.

These are the streams we're looking for

Theorem

*A stream function is the interpretation of a sequential circuit if and only if it is **causal**, **monotone** and has **finitely many stream derivatives**.*

Sound and complete **denotational semantics!**

Suppose we have two circuits
with the same denotation


$$\llbracket \boxed{f} \rrbracket = \llbracket \boxed{g} \rrbracket$$

What does this tell us about the
structure of these circuits?

Operational semantics


We want to find a set of
reductions for digital circuits

We want to reduce circuits to their outputs
syntactically in a **step-by-step** manner



by moving boxes and wires around

Going global




The sticking point

What are we going to do about the non-delay-guarded trace?

In industry, feedback is usually **delay-guarded**.

But this rules out some **clever** circuits!




(And also it would be cheating)

\mathbf{V} is a **finite** lattice...


The functions are monotone...

We can compute the **least fixed point**
in finite iterations!

Getting rid of non-delay-guarded feedback



Getting rid of non-delay-guarded feedback



For **any** circuit




What is the goal

We want to compute the **outputs** of circuits given some **inputs**



How does a circuit **process** a value?


Reducing values




Lemma

For every f there exists \bar{w} s.t. $\bar{v} \cdot f \rightsquigarrow^* \bar{w}$.

What about **delays**?



Catching the jet stream



When are two circuits **observationally equivalent**?

Circuits have **finitely many states**...

Definition

Two circuits with at most c delay components are observationally equivalent if the reduction procedure creates the same outputs for all inputs of length $|\mathbf{V}|^c + 1$.

Theorem

Two circuits are observationally equivalent if and only if they are denotationally equivalent.



Sound and complete **operational semantics!**

This is a **superexponential** upper bound for testing circuit equivalence

Can we do better?

Algebraic semantics

First things first...









Say we have a procedure $|_|_$ for establishing a **canonical circuit** for a function $f: \mathbf{V}^m \rightarrow \mathbf{V}^n$




A circuit is **normalised** if it is in the image of $|_|_$

What equations are needed to normalise any circuit?

It's completely normal



It's completely normal



Changing the states





How to translate between  and  ?

First **encode** one set of states into the other


$$\boxed{\bar{s}} \text{---} \boxed{\text{enc}_m} \text{---} = \boxed{\bar{t}} \quad \boxed{\bar{t}} \text{---} \boxed{\text{dec}_m} \text{---} = \boxed{\bar{s}}$$

(and for any future states)



Changing the states



With these equations we can derive




Is this enough?



The cores may **not** have the same semantics!

Think about what matters



where f and g 'agree on the states that matter'

By the completeness of the denotational semantics, each stream function has a corresponding **encoded** circuit...

Theorem

Two circuits are equal by the equations if and only if they are denotationally equal.

Sound and complete **algebraic semantics!**

Three different semantics for sequential digital circuits

